Method and system for adaptive tone cancellation for mitigating the effects of electromagnetic interference

ABSTRACT

Aspects of a method and system for adaptive tone cancellation for mitigating the effects of interference are provided. In this regard, an Ethernet PHY may receive one or more signals via a corresponding one or more physical channels and generate one or more estimate signals, each of which approximates interference present in a corresponding one of the received signals. The Ethernet PHY may subtract each one of the estimate signals from a corresponding one of the received signals. The subtracting may occur at the input of one or more slicers in the Ethernet PHY. The received signals may be processed via one or more equalizers in the Ethernet PHY. A decision output of a slicer in the Ethernet PHY may be subtracted from one of the said one or more received signals, and a signal resulting from the subtraction may be utilized to generate the one or more estimate signals.

CROSS-REFERENCE TO RELATED APPLICATIONS/INCORPORATION BY REFERENCE

This patent application makes reference to, claims priority to and claims benefit from U.S. Provisional Patent Application Ser. No. 61/360,800 filed on Jul. 1, 2010.

The above stated application is hereby incorporated herein by reference in its entirety.

FIELD OF THE INVENTION

Certain embodiments of the invention relate to signal processing. More specifically, certain embodiments of the invention relate to a method and system for adaptive tone cancellation for mitigating the effects of electromagnetic interference.

BACKGROUND OF THE INVENTION

In almost any communication system, interference, externally and/or internally generated, limits the performance of the communication system. Differential signaling is one technique that can be utilized for dealing with such interference. However, while differential signaling may reduce the effects of such interference, it does not eliminate them.

Further limitations and disadvantages of conventional and traditional approaches will become apparent to one of skill in the art, through comparison of such systems with some aspects of the present invention as set forth in the remainder of the present application with reference to the drawings.

BRIEF SUMMARY OF THE INVENTION

A system and/or method is provided for adaptive tone cancellation for mitigating the effects of electromagnetic interference, substantially as illustrated by and/or described in connection with at least one of the figures, as set forth more completely in the claims.

These and other advantages, aspects and novel features of the present invention, as well as details of an illustrated embodiment thereof, will be more fully understood from the following description and drawings.

BRIEF DESCRIPTION OF SEVERAL VIEWS OF THE DRAWINGS

FIG. 1. is a diagram depicting two communication devices communicating over a plurality of physical channels, in accordance with an embodiment of the invention.

FIG. 2A is a diagram depicting an exemplary portion of a communication device that may be operable to provide interference cancellation, in accordance with an embodiment of the invention.

FIG. 2B is a diagram illustrating an exemplary tone generator operable to track an interference signal, in accordance with an embodiment of the invention.

FIG. 2C is a diagram illustrating an exemplary data multiplexer in accordance with an embodiment of the invention.

FIG. 2D is a diagram illustrating a plurality of error multiplexers in accordance with an embodiment of the invention.

FIG. 3 is a diagram illustrating exemplary magnetics comprising a common mode sense circuit, in accordance with an embodiment of the invention.

FIG. 4 is a flow chart illustrating exemplary steps for interference cancellation, in accordance with an embodiment of the invention.

DETAILED DESCRIPTION OF THE INVENTION

Certain embodiments of the invention may be found in a method and system for adaptive tone cancellation for mitigating the effects of electromagnetic interference. In various embodiments of the invention, an Ethernet PHY may receive one or more signals via a corresponding one or more physical channels and generate one or more estimate signals, each of which approximates interference present in a corresponding one of the received signals. The Ethernet PHY may subtract each one of the estimate signals from a corresponding one of the received signals. The subtracting may occur at the input of one or more slicers in the Ethernet PHY. The received signals may be processed via one or more equalizers in the Ethernet PHY. One of the received signals at an output of one of the equalizers may be utilized to generate the one or more estimate signals. The Ethernet PHY may receive a common mode signal from a common mode sensor coupled to one of the physical channels. The common mode signal may be utilized to generate the one or more estimate signals. A decision output of a slicer in the Ethernet PHY may be subtracted from an output of an equalizer in the Ethernet PHY, and a signal resulting from the subtraction may be utilized to generate the one or more estimate signals.

The one or more estimate signals may be generated utilizing a selected one of the following signals: a signal output by an equalizer in the Ethernet PHY, a signal resulting from a subtraction of a slicer decision output from the equalizer output, and a signal output by a common mode sensor coupled to one of the physical channels. The selection may be based on a strength of the interference. The Ethernet PHY may be operable to generate a pair of phase-quadrature signals having a frequency that tracks a frequency of the interference. An adaptive filter in the Ethernet PHY may utilize the phase-quadrature signals to generate the one or more estimate signals. The one or more estimate signals may be generated utilizing a selected one of a decision output of a slicer and an error output of the slicer. The selected one of the decision output and the error output may be utilized by the adaptive filter for generating the one or more estimate signals. The selection may be based on a strength of the interference.

FIG. 1 is a diagram depicting two communication devices communicating over a plurality of physical channels, in accordance with an embodiment of the invention. Referring to FIG. 1 there is shown a communication device 102 a and a communication device 102 b which communicate over a cable 108 that comprises physical channels 106 ₁-106 _(N), where N is an integer greater than or equal to 1.

Each of the communication devices 102 a and 102 b may comprise suitable logic, circuitry, interfaces, and/or code that may be operable to communicate, utilizing differential signaling, over one or more of the channels 106 ₁-106 _(N). Each channel 106 _(n) may comprise, for example a twisted-pair, where n is an integer between 1 and N inclusive. In this regard, each of the communication devices 102 a and 102 b may comprise one or both of a transmitter and a receiver. In various embodiments of the invention, the communication devices 102 a and 102 b may communicate over the cable 108 in accordance with IEEE 802.3 (Ethernet) standards. For example, for 10/100/1G/10GGBASE-T the cable 108 may comprise twisted pairs 106 ₁-106 ₄, and the communication devices 102 a and 102 b may, depending on the particular 802.3 standard being utilized, may engage in simplex, half-duplex, and/or full-duplex communications over one or more of the twisted pairs 106 ₁-106 ₄.

In operation, signals 103 ₁-103 _(N) may be present on the channels 106 ₁-106 _(N). Electromagnetic interference signal 104 may be incident on the cable 108 and may appear on the channels 106 ₁-106 _(N) as interference components 104′₁-104′_(N). Thus, the signals 103 ₁-103 _(N) may comprise desired components 105 ₁-105 _(N), (not shown) respectively, and interference components 104′₁-104′_(N) (not shown), respectively. Exemplary sources of the interference 104 comprise broadcast radio and/or television signals, cellular signals, walkie-talkie signals, and interference radiated from other electronic devices or cables located near the cable 108. Degraded communications over the cable 108 resulting from the interference 104 may manifest itself in the form of, for example, increased receive error rates in the communication devices 102 a and 102 b. Accordingly, for each channel 106 _(n), where n is an integer between 1 and N, inclusive, a signal that estimates the interference component 104′_(n) may be generated, and estimated interference signal may be subtracted from the signal 103 _(n) received via the channel 106 _(n).

In an exemplary embodiment of the invention, the interference components 104′₁-104′_(N) may be estimated by detecting the common mode signal on one of the channels 106 ₁-106 _(N) utilizing a common mode sense circuit. In an exemplary embodiment of the invention, the interference components 104′₁-104′_(N) may be estimated utilizing the output of one of a plurality of equalizers that process signals received via channels 106 ₁-106 _(N), thus eliminating the need for the common mode sense circuit. In an exemplary embodiment of the invention, either the equalizer output or the common mode sense circuit output may be selected based on the strength of one or more of the interference components 104′₁-104′_(N). The strength of the interference components may be determined by, for example, monitoring an error rate in the receiver.

FIG. 2A is a diagram depicting an exemplary portion of a communication device that may be operable to provide interference cancellation, in accordance with an embodiment of the invention. Referring to FIG. 2A there is shown a portion of a communication device 102 which may communicate over four physical channels, that is, N=4. The communication device comprises magnetics 202, memory 222, processor 224, and an Ethernet PHY 200. Depicted portions of the Ethernet PHY 200 comprise analog-to-digital converters (ADCs) 204 ₁-204 ₄, equalizers 206 ₁-206 ₄, combiners 208 ₁-208 ₄, slicers 210 ₁-210 ₄, low density parity check (LDPC) decoder 212, error multiplexer 214 ₁-214 ₄, adaptive filter 216 ₁-216 ₄, tone generator 218, and ADC 220. In the exemplary embodiment of the invention depicted in FIGS. 2A-2D, N is equal to 4, but the invention is not so limited.

In various embodiments of the invention, the various components depicted in FIG. 2A may be interconnected via differential traces on and/or in printed circuit boards (PCBs) and/or integrated circuits (ICs) on and/or in which the components are fabricated. Such differential signal routing may reduce noise coupled into the signals within and/or on the PCBs and/or ICs.

The magnetics 202 may comprise suitable logic, circuitry, interfaces, and/or code that may be operable to couple the channels 106 ₁-106 ₄ to the Ethernet PHY 200. In this regard, the magnetics 202 may provide noise and/or EMI suppression and/or may impedance match the channels 106 ₁-106 ₄ to the Ethernet PHY 200. In this regard, the magnetics 202 may comprise one or more transformers and/or one or more inductive chokes. In some instances, the magnetics 202 may also comprise other components such as resistors, capacitors, and/or inductors for achieving impedance matching, isolation, and/or noise and/or EMI suppression. In some embodiments of the invention, the magnetics 302 may comprise a common mode sense circuit 326 which may output a common mode signal 203. The common mode signal 203 may comprise the interference component 104′_(n) of the signal 103 _(n). Utilizing the common mode signal 203 may mean that the signal 203 comprises (ideally) only the interference signal and thus it may be easier to lock onto the interference component. Utilizing the common mode signal 203 may require additional circuitry in the form of the common mode sense circuit and the common mode ADC 220. Additional details of the magnetics 202 are described below with respect to FIG. 3.

The processor 224 may comprise suitable logic, circuitry, interfaces, and/or code that may be operable to control operation of the Ethernet PHY 200. In this regard, the processor 224 may be operable to configure one or more components of the Ethernet PHY 100. For example, the processor 224 may configure coefficients of the equalizers 206 ₁-206 ₄ and/or the adaptive filters 216 ₁-216 ₄, provide control signals to the multiplexers 214 ₁-214 ₄, and provide one or more control signals to the tone generator 218.

The memory 222 may comprise any suitable memory such as RAM, ROM, flash, and/or magnetic storage. The processor 224 may utilize the memory 222 to control operation of the Ethernet PHY 200.

Each of the ADCs 204 ₁-204 ₄ and 220 may comprise suitable logic, circuitry, interfaces, and/or code that may be operable to convert an analog signal to a digital representation. In this regard, the analog signals 103 ₁-103 ₄ coupled into the PHY 200 via the magnetics 202 may be converted to digital signals 205 ₁-205 ₄. Similarly, the analog common mode signal 203 output by the magnetics 202 may be converted to the digital common mode signal 221.

Each of the equalizers 206 ₁-206 ₄ may comprise suitable logic, circuitry, interfaces, and/or code may be operable to filter and/or otherwise process the digitized received signals 205 ₁-205 ₄. The equalizers 206 ₁-206 ₄ may, for example, filter the received signals to compensate for nonlinear, e.g., frequency dependent, distortion introduced by the physical channels 106 ₁-106 ₄.

Each of the combiners 208 ₁-208 ₄ may comprise suitable logic, circuitry, interfaces, and/or code that may be operable to add and/or subtract digital signals. A weighting may be applied to one or more of the signals prior to addition or subtraction of the signals.

Each of the slicers 210 ₁-210 ₄ may comprise suitable logic, circuitry, interfaces, and/or code for implementing various aspects of the invention. Each of the slicers 210 ₁-210 ₄ may be operable to determine a symbol value corresponding to a voltage of the corresponding one of the signals 209 ₁-209 ₄. In an exemplary embodiment of the invention, each of the slicers 210 ₁-210 ₄ may determine which double square 128 (DSQ128) symbol value is represented by the voltage of the corresponding one of the signals 209 ₁-209 ₄. Also, each of the slicers 210 ₁-210 ₄ may be operable to generate an error signal corresponding to the difference between the voltage of the corresponding one of the signals 209 ₁-209 ₄ and the ideal voltage of the determined symbol.

The LDPC decoder 212 may comprise suitable logic, circuitry, interfaces, and/or code that may be operable to decode the received symbols output by the slicers 210 ₁-210 ₄ to recover data originally transmitted by the source device. The decoding may correct for errors introduced while the data was in transmit.

Each of the error multiplexers 214 ₁-214 ₄ may comprise suitable logic, circuitry, interfaces, and/or code that may be operable to select between a corresponding one of signals 209 ₁-209 ₄ and a corresponding one of signals 213 ₁-213 ₄.

The adaptive filters 216 ₁-216 ₄ may comprise suitable logic, circuitry, interfaces, and/or code that may be operable to generate, respectively, signals 217 ₁-217 ₄. The signals 217 ₁-217 ₄ comprise estimations of the interference components 104′₁-104′₄ present in the received signals 103 ₁-103 ₄, respectively. A pair of quadrature-phase signals generated by the tone generator 218, and an output from a corresponding one of the error multiplexers 214 ₁-214 ₄ may be input to each of the adaptive filters 216 ₁-216 ₄.

The tone generator 218 may comprise suitable logic, circuitry, interfaces, and/or code that may be operable to lock to the interference component 104′_(n) of the signal 207 _(n) and/or lock to the common mode signal 221

In operation, signals 103 ₁-103 ₄ may be received via the channels 106 ₁-106 ₄ and may be coupled into the Ethernet PHY 200 by the magnetics 202. The signals 103 ₁-103 ₄ may comprise desired components 105 ₁-105 ₄ and interference components 104′₁-104′₄ resulting from the EMI 104 (FIG. 1). Additionally, in various embodiments of the invention, the magnetics 202 may output the common mode signal 203 which may correspond to the interference component 104′_(n) of the physical channel 106 _(n), were n may be any value between 1 and 4, inclusive.

The signals 103 ₁-103 ₄ may be digitized by the ADCs 204 ₁-204 ₄ and processed by the equalizers 206 ₁-206 ₄ to generate signals 207 ₁-207 ₄. The signal 203 may be digitized by the ADC 220 to generate the signal 221. A data multiplexer of the tone generator 218 may select one of the input signals or a combination of input signals as described below in FIG. 2C. The tone generator 218 may then process the selected signal to isolate and/or enhance the interference 104′_(n) and generate the quadrature-phase signals 219 ₁ and 219 ₂.

The adaptive filters 216 ₁-216 ₄ may, based on the output of a corresponding one of the error multiplexers 214 ₁-214 ₄, utilize the phase-quadrature signals 219 ₁ and 219 ₂ to generate the estimate signals 217 ₁-217 ₄. In this regard, an estimate signal 217 _(n) may be generated for each physical channel 106 _(n) to account for phase and/or amplitude variations among the interference components 104′₁-104′₄. Such variations may result from, for example, variations in length and/or impedance among the channels 106 ₁-106 ₄. To match the phase of the signal 217 _(n) to the phase of the interference 104′_(n), the adaptive filter 216 _(n) may scale one or both of the signals 219 ₁ and 219 ₂ and combine the scaled versions of the signals 219 ₁-219 ₂, thus utilizing trigonometric identities to achieve the desired phase. To match the amplitude of the signal 217 _(n) to the amplitude of the interference 104′_(n), the adaptive filter 217 _(n) may scale one or both of the signals 219 ₁ and 219 ₂ and/or may scale the signal resulting from the combination of the signals 219 ₁ and 219 ₂. Operation of the error multiplexers 214 ₁-214 ₄ is described below with respect to FIG. 2D.

The combiners 208 ₁-208 ₄ may subtract the estimate signals 217 ₁-217 ₄ from the signals 207 ₁-207 ₄, respectively, to generate the signals 209 ₁-209 ₄, which may comprise interference components 104″₁-104″₄, respectively. Thus, in instances that the estimate signals 217 ₁-217 ₄ are zero, then the interference components 104′₁-104′₄ are equal to the interference components 104″₁-104″₄. Conversely, in instances that the estimate signals 217 ₁-217 ₄ exactly match the interference components 104′₁-104′₄, then the interference components 104″₁-104″₄ of the signals 209 ₁-209 ₄ are zero.

The slicers 210 ₁-210 ₄ may process the signals 209 ₁-209 ₄ and, for each sample value, determine the symbol represented by the voltage. In an exemplary embodiment of the invention, the Ethernet PHY 200 may support 10GBASE-T and each slicer 210 _(n) may determine which one of 16 possible symbols is represented by a voltage of the signal 209 _(n). The slicer may output the determined symbol as signal 211 _(n) and may output the difference between the ideal voltage of the determined symbol and the voltage of the signal 209 _(n) as signal 213 _(n).

The LDPC 212 may process the four received symbols from the slicers 210 ₁-210 ₄ and determine the data originally transmitted by the source device. The LDPC 212 may provide forward error correction.

For convenience and clarity of description, signals upstream from the combiners 208 ₁-208 _(N), including the signals 103 ₁-103 ₄, the signals 205 ₁-205 ₄, and the signals 207 ₁-207 ₄, may be referred to as “received signals.”

FIG. 2B is a diagram illustrating an exemplary tone generator operable to track an interference signal, in accordance with an embodiment of the invention. Referring to FIG. 2B, the tone generator 218 may comprise a data multiplexer 230, a filter 232, automatic gain control (AGC) 234, phase locked loop (PLL) 236, and tone generation block 238.

The data multiplexer 230 may comprise suitable logic, circuitry, interfaces, and/or code which may be controlled to select one of a plurality of signals to be conveyed to the filter 232. An exemplary data multiplexer is described below with respect to FIG. 2C.

The filter 232 may comprise suitable logic, circuitry, interfaces, and/or code having a frequency response such that frequencies within a selected band are attenuated less than frequencies outside the selected band. In various embodiments of the invention, the filter 232 may be configurable such that it has a bandpass frequency response in one or more configurations and a high-pass frequency response in one or more other configurations. The frequency response of the filter 232, for example the center frequency for a bandpass response or the cut-off frequency for a high-pass response, may be controlled via the control signal 239 which may be generated by the processor 224. In an exemplary embodiment of the invention, the filter 232 may comprise a second order infinite impulse response (IIR) filter.

The AGC 234 may comprise suitable logic, circuitry, interfaces, and/or code that may be operable to apply a gain to the signal 233 to generate the signal 235. The amount of gain applied may be based on feedback such that levels of signal 235 are kept within an optimum range for operation of the PLL 236.

The PLL 236 may comprise suitable logic, circuitry, interfaces, and/or code that may be operable to generate a signal 237 having a frequency that tracks the frequency of the interference 104′_(n). In an exemplary embodiment of the invention, the PLL 236 may comprise a phase detector, a loop filter and one or more numerical controlled oscillators (NCOs) in a feedback path from the loop filter to the phase detector. The output of the loop filter may be the signal 237.

The tone generation block 238 may comprise suitable logic, circuitry, interfaces, and/or code that may be operable to generate phase-quadrature tones 219 ₁ and 219 ₂ having a frequency that tracks the frequency of the interference 104′_(n).

In operation, the data multiplexer 230 may select signal 207 _(n), signal 221, or a signal corresponding to a difference between the signals 207 _(n) and the signal 211 _(n). The data multiplexer 230 may be controlled by the processor 224. In this regard, the processor 224 may control the data multiplexer 230 based on the presence and/or strength of one or more of the interference components 104″₁-104″₄, which may be determined by, for example, monitoring the error outputs 213 ₁-213 ₄ and/or an error rate out of the LDPC 212.

The signal selected by the data multiplexer 230 may be output as signal 231 to the filter 232. The filter 232 may process the signal 231 to generate the signal 233. Ideally, the signal 233 comprises only the interference 104′_(n), but in reality other signals and/or noise will also be present.

The frequency response of the filter 232 may be set by the processor 224. Furthermore, the processor 224 may disable one or more portions of the tone generator 218. In this regard, the tone generator 218 being disabled may result in the estimate signals 217 ₁-217 ₄ (FIG. 2A) being zero and thus the signals 209 ₁-209 ₄ (FIG. 2A) being equal to the signals 207 ₁-207 ₄ (FIG. 2A). The processor 224 may enable and disable portions of the tone generator 218 based on the presence and/or strength of one or more of the interference components 104″₁-104″₄, which may be determined by, for example, monitoring the error outputs 213 ₁-213 ₄ and/or an error rate out of the LDPC 212.

The PLL 236 may lock to the signal 235 and output the signal 237. In this regard, because the filter 232 cannot perfectly pass only the interference 104′_(n), there may be other noise and/or components of the signal 233 that do not result from the interference 104. Accordingly, by locking to the frequency of the interference 104′n and generating the signal 237 from an oscillator that is more spectrally pure, the signals 237 may represent a cleaner version of the interference 104′_(n). That is, the signal 237 may be free of some noise or other signal components that are present in the signal 233.

The tone generation block 238 may receive the output of the PLL 238 and generate phase quadrature signals 219 ₁ and 219 ₂ having a frequency that accurately tracks the frequency of the interference 104′_(n).

FIG. 2C is a diagram illustrating an exemplary data multiplexer in accordance with an embodiment of the invention. Referring to FIG. 2C, the data multiplexer 230 may comprise combiners 244 ₁-244 ₄, 2-to-1 multiplexers 242 ₁-242 ₄, and a 5-to-1 multiplexer 241.

Each of the combiners 244 ₁-244 ₄ may comprise suitable logic, circuitry, interfaces, and/or code that may be operable to add and/or subtract digital signals. A weighting may be applied to one or more of the signals prior to addition or subtraction of the signals. The combiners 244 ₁-244 ₄ may subtract the estimate signals 207 ₁-207 ₄ from the signals 211 ₁-211 ₄, respectively, to generate the signals 245 ₁-245 ₄.

Each 2-to-1 multiplexer 242 _(n) may comprise suitable logic, circuitry, interfaces, and/or code that may be operable to select between the signal 211 _(n) and the signal 245 _(n) and output the selected signal as signal 243 _(n).

The 5-to-1 multiplexer 241 may comprise suitable logic, circuitry, interfaces, and/or code that may be operable to select one of the signal 243 ₁, 243 ₂, 243 ₃, 243 ₄, and 221.

In operation, the processor 224 (FIG. 2A) may generate the signal 241 to control the multiplexers 242 ₁-242 ₄ and 244. In an exemplary embodiment of the invention, the signal 221 may be selected if it is available. If the signal 221 is not available, one of the signals 207 ₁-207 ₄ may be selected when the interference components 104″₁-104″₄ are strong and one of the signals 245 ₁-245 ₄ may be selected when the interference components 104″₁-104″₄ are weak. In this regard, the data multiplexer 218 may be controlled based on the presence and/or strength of the interference 104, which may be determined by, for example, monitoring the error outputs 213 ₁-213 ₄ and/or the error rate out of the LDPC decoder 212.

FIG. 2D is a diagram illustrating a plurality of error multiplexers in accordance with an embodiment of the invention. Referring to FIG. 2D, each error multiplexer 214 _(n) may comprise suitable logic, circuitry, interfaces, and/or code that may be operable to select between the signal 209 _(n) and the signal 213 _(n) and output the selected signal as signal 215 _(n).

In operation, the processor 224 (FIG. 2A) may generate the signal 251 to control the error multiplexers 214 ₁-214 ₄. Signal 251 may be generated based on the presence and/or strength of the interference components 104″₁-104″₄, which may be determined by, for example, monitoring the error outputs 213 ₁-213 ₄ and/or the error rate out of the LDPC decoder 212. In an exemplary embodiment of the invention, the signals 209 ₁-209 ₄ may be selected when the interference components 104″₁-104″₄ of the signals 209 ₁-209 ₄ are strong and the signals 213 ₁-213 ₄ may be selected when the interference components 104″₁-104″₄ of the signals 209 ₁-209 ₄ are weak. In this regard, the error multiplexers 214 ₁-214 ₄ may initially be configured to select signals 209 ₁-209 ₄ until the tone generator 218 has a chance to converge and start generating estimate signals 217 ₁-217 ₄ that reduce the interference components 104″₁-104″₄ of the signals 209 ₁-209 ₄. Once the interference components 104″₁-104″₄ have been sufficiently reduced, the error multiplexers 214 ₁-214 ₄ may be reconfigured to select the signals 213 ₁-213 ₄.

FIG. 3 is a diagram illustrating exemplary magnetics comprising a common mode sense circuit, in accordance with an embodiment of the invention. Referring to FIG. 3, the magnetics 202 may couple the channels 106 ₁-106 _(N) to the differential signal traces 306 ₁-306 _(N). The magnetics 202 may comprise chokes 302 ₁-302 _(N), transformers 304 ₁-304 _(N+1), and resistors 306 a and 306 b. In this regard, the common mode sensor 326 may comprise the resistors 306 a and 306 b and the transformer 304 _(N+1).

The chokes 302 ₁-302 _(N) may be operable to attenuate common mode signals while passing differential signals. In an exemplary embodiment of the invention, the chokes 302 ₁-302 _(N) may comprise one or more inductors and/or ferrites.

The transformers 304 ₁-304 _(N+1) may be operable to inductively couple the differential outputs of the chokes 302 ₁-302 _(N) to the differential signal traces 306 ₁-306 _(N+1). Each of the transformers 304 ₁-304 _(N+1) may comprise a primary winding, a secondary winding, and a core.

The resistors 306 a and 306 b and the transformer 304 _(N+1) form an exemplary common mode sense circuit 326. In another exemplary embodiment of the invention, the common mode sensor 326 may comprise a center tap of one of the transformers 304 ₁-304 _(N). In such an embodiment of the invention, the resistors 306 a and 306 b and the transformer 304 _(N+1) may be unnecessary.

In operation, common mode energy on the two conductors of channel 106 _(N) may sum through the resistors 306 a and 306 b and appear as a single-ended raw common mode signal at the primary winding 304 _(N+1). The transformer 304 _(N+1) may convert the single-ended raw common mode signal to a differential raw common mode signal on the differential trace 306 _(N+1).

FIG. 4 is a flow chart illustrating exemplary steps for interference cancellation, in accordance with an embodiment of the invention. Referring to FIG. 4, the exemplary steps may begin with step 402 in which the processor 224 may detect the presence of interference and enable interference cancellation. For example, the presence of interference may be detected based on an error rate out of the LDPC decoder 212. The cancellation of interference may comprise, for example, enabling various portions of the tone generator 218. In step 404, it may be determined whether the common mode signal 221 is available from the ADC 220. That is, it may be determined whether a common mode sense circuit 326 is present. In instances that there is no common mode sense circuit, the exemplary steps may advance to step 408. In step 408, it may be determined whether one or more of the interference components 104′₁-104′_(N) is above a threshold. In instances that the interference is above a threshold, the steps may advance to step 412. In step 412, the data multiplexer 230 may be configured to select the signal 207 _(n) to be output as signal 231. Subsequent to step 412, the exemplary steps may advance to step 414.

Returning to step 408, in instances that the interference components 104′₁-104′_(N) are above a threshold, the exemplary steps may advance to step 410. In step 410, the data multiplexer may be configured to select the difference between an equalizer output 207 _(n) and the corresponding slicer decision output 211 _(n). Subsequent to step 410, the exemplary steps may advance to step 414.

Returning to step 404, in instances that the signal 221 is available, the exemplary steps may advance to step 406. In step 406, the data multiplexer 230 may be configured to select the signal 221 to be output as the signal 231.

In step 414, it may be determined whether the interference present in one or more of the signals 209 ₁-209 _(N) is above a threshold. Subsequent to step 406, the exemplary steps may advance to step 414.

In step 414, it may be determined whether one or more of the interference components 104″₁-104″_(N) are above a threshold. In instances that the interference is above a threshold, the exemplary steps may advance to step 416. In step 416, the error multiplexers 214 ₁-214 _(N) may be configured to select the signals 209 ₁-209 _(N), respectively. Subsequent to step 416 the exemplary steps may advance to step 420.

Returning to step 414, in instances that the interference components 104″₁-104″_(N) are below a threshold, the exemplary steps may advance to step 418. In step 418, the error multiplexers 214 ₁-214 _(N) may be configured to select the signals 213 ₁-213 _(N), respectively. Subsequent to step 418 the exemplary steps may advance to step 420.

In step 420, the tone generator 218 may lock to the interference and output phase-quadrature tones 219 ₁ and 219 ₂. In step 422, the adaptive filters 216 ₁-216 _(N) may utilize the signals 219 ₁ and 219 ₂ and the output of the error multiplexers 214 ₁-214 _(N) to generate the estimate signals 217 ₁-217 _(N). In step 424, the estimate signals 217 ₁-217 _(N) may be subtracted from the signals 207 ₁-207 _(N), in order to reduce the interference components 104″₁-104″_(N). Subsequent to step 424, the exemplary steps may return to step 414.

Various embodiments of a method and system for adaptive tone cancellation for mitigating the effects of electromagnetic interference are provided. In an exemplary embodiment of the invention, an Ethernet PHY 200 may receive one or more signals 103 ₁-103 _(N) via a corresponding one or more physical channels 106 ₁-106 _(N). The Ethernet PHY 200 may generate one or more estimate signals 217 ₁-217 _(N), each of which approximates interference 104′₁-104′_(N) present in a corresponding one of the received signals 103 ₁-103 _(N). The Ethernet PHY 200 may be operable to subtract each one of the estimate signals 217 ₁-217 _(N) from a corresponding one of received signals 207 ₁-207 _(N), where received signals 207 ₁-207 _(N) may correspond to the received signals 103 ₁-103 ₄ at the output of equalizers 106 ₁-106 ₄. The subtracting may occur at the input of one or more slicers 210 in the Ethernet PHY 200. A signal 207 _(n) output by an equalizer 206 _(n) may be utilized to generate the one or more estimate signals 217 ₁-217 _(N). The Ethernet PHY 200 may receive a common mode signal 203 from a common mode sensor 326 coupled to one of the physical channels 106 ₁-106 _(N). The common mode signal 203 may be utilized to generate the one or more estimate signals 217 ₁-217 _(N). A decision output 211 _(n) of a slicer 210 _(n) in the Ethernet PHY 200 may be subtracted from an output 207 _(n) of an equalizer 206 _(n) in the Ethernet PHY 200. A signal 245 _(n) resulting from the subtraction may be utilized to generate the one or more estimate signals 217 ₁-217 _(N).

The one or more estimate signals 217 ₁-217 _(N) may be generated utilizing a selected one of the following signals: (1) an equalizer output 207 _(n); (2) a signal 245 _(n) resulting from a subtraction of a slicer decision output 211 _(n) from the equalizer output 207 _(n); and (3) a signal 221 output by a common mode sense circuit 326 coupled to one of the physical channels 106 ₁-106 _(N). The selection may be based on a strength of the interference 104′₁-104′_(N) that may be present in the signals 207 ₁-207 _(N). The Ethernet PHY 200 may be operable to generate a pair of phase-quadrature signals 219 ₁ and 219 ₂ having a frequency that tracks a frequency of the interference 104′₁-104′_(N). An adaptive filter 216 _(n) in the Ethernet PHY 200 may utilize the phase-quadrature signals 219 ₁ and 219 ₂ to generate the one or more estimate signals 217 ₁ and 217 ₂. The estimate signal 217 _(n) may be generated utilizing a selected one of a decision output 211 _(n) of a slicer 210 _(n) and an error output 213 _(n) of the slicer 210 _(n). The selected one of the decision output 211 _(n) and the error output 213 _(n) may be utilized by the adaptive filter 216 _(n) to generate the estimate signal 217 _(n). The selection may be based on strength of the interference 104″_(n) present in the signal 209 _(n).

Other embodiments of the invention may provide a non-transitory computer readable medium and/or storage medium, and/or a non-transitory machine readable medium and/or storage medium, having stored thereon, a machine code and/or a computer program having at least one code section executable by a machine and/or a computer, thereby causing the machine and/or computer to perform the steps as described herein for adaptive tone cancellation for mitigating the effects of electromagnetic interference.

Accordingly, the present invention may be realized in hardware, software, or a combination of hardware and software. The present invention may be realized in a centralized fashion in at least one computer system, or in a distributed fashion where different elements are spread across several interconnected computer systems. Any kind of computer system or other apparatus adapted for carrying out the methods described herein is suited. A typical combination of hardware and software may be a general-purpose computer system with a computer program that, when being loaded and executed, controls the computer system such that it carries out the methods described herein.

The present invention may also be embedded in a computer program product, which comprises all the features enabling the implementation of the methods described herein, and which when loaded in a computer system is able to carry out these methods. Computer program in the present context means any expression, in any language, code or notation, of a set of instructions intended to cause a system having an information processing capability to perform a particular function either directly or after either or both of the following: a) conversion to another language, code or notation; b) reproduction in a different material form.

While the present invention has been described with reference to certain embodiments, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the scope of the present invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the present invention without departing from its scope. Therefore, it is intended that the present invention not be limited to the particular embodiment disclosed, but that the present invention will include all embodiments falling within the scope of the appended claims. 

1. A method for communications, the method comprising: in an Ethernet PHY: receiving one or more signals via a corresponding one or more physical channels; generating one or more estimate signals, each of which approximates interference present in a corresponding one of said one or more received signals; and subtracting each one of said estimate signals from a corresponding one of said received one or more signals, wherein said subtracting occurs at the inputs of one or more slicers in said Ethernet PHY.
 2. The method according to claim 1, comprising processing, in said Ethernet PHY, said one or more received signals via a corresponding one or more equalizers.
 3. The method according to claim 1, comprising: receiving, in said Ethernet PHY, a common mode signal from a common mode sensor coupled to one of said physical channels; and generating said one or more estimate signals utilizing said common mode signal.
 4. The method according to claim 1, comprising: processing, in said Ethernet PHY, said one or more received signals via a corresponding one or more equalizers; subtracting, at an output of a corresponding one of said one or more equalizers, a decision output of one of said slicers in said Ethernet PHY from one of said one or more received signals; and generating said one or more estimate signals utilizing a signal resulting from said subtracting.
 5. The method according to claim 1, comprising generating said one or more estimate signals utilizing one signal selected from signals comprising: a signal output by an equalizer of said Ethernet PHY; a signal resulting from a subtraction of a decision output of one of said slicers from said signal output by said equalizer; and a signal output by a common mode sense circuit coupled to one of said physical channels.
 6. The method according to claim 5, comprising selecting said signal based on a strength of said interference.
 7. The method according to claim 1, comprising generating, in said Ethernet PHY, a pair of phase-quadrature signals having a frequency that tracks a frequency of said interference, wherein one or more adaptive filters of said Ethernet PHY utilizes said generated pair of phase-quadrature signals for said generation of said one or more estimate signals.
 8. The method according to claim 1, comprising selecting, in said Ethernet PHY, one of a decision output of one of said slicers of said Ethernet PHY and an error output of said one of said slicers for said generation of said one or more estimate signals.
 9. The method according to claim 8, comprising selecting said one of said decision output and said error output based on a strength of said interference.
 10. The method according to claim 8, wherein: an adaptive filter of said Ethernet PHY utilizes said selected one of said decision output; and said error output for said generation of said one or more estimate signals.
 11. A system for communications, the system comprising: one or more circuits and/or processors for use in an Ethernet PHY, wherein said one or more circuits and/or processors comprise one or more slicers, and said one or more circuits and/or processors are operable to: receive one or more signals via a corresponding one or more physical channels; generate one or more estimate signals, each of which approximates interference present in a corresponding one of said received signals; and subtract each one of said estimate signals from a corresponding one of said received signals, wherein said subtracting occurs at the input of said one or more slicers.
 12. The system according to claim 11, wherein: said one or more circuits and/or processors comprise one or more equalizers; and each of said one or more received signals is processed via a corresponding one of said one or more equalizers.
 13. The system according to claim 11, wherein said one or more circuits and/or processors are operable to: receive a common mode signal from a common mode sensor coupled to one of said physical channels; and generate said one or more estimate signals utilizing said common mode signal.
 14. The system according to claim 11, wherein: said one or more circuits and/or processors comprise one or more equalizers and; each of said one or more received signals is processed via a corresponding one of said one or more equalizers; said one or more circuits and/or processors are operable to subtract, at an output of a corresponding one of said one or more equalizers, a decision output of one of said one or more slicers from one of said one or more received signals; and said one or more circuits and/or processors are operable to generate said one or more estimate signals utilizing a signal resulting from said subtracting.
 15. The system according to claim 11, wherein: said one or more circuits and/or processors comprise an equalize and a common mode sense circuit; and said one or more circuits and/or processors are operable to generate said one or more estimate signals utilizing one signal selected from signals comprising: a signal output by said equalizer of said Ethernet PHY, a signal resulting from a subtraction of a decision output of one of said one or more slicers from said signal output by said equalizer, and a signal output by said common mode sense circuit coupled to one of said physical channels.
 16. The system according to claim 15, wherein said selecting said signal based on a strength of said interference.
 17. The system according to claim 11, wherein: said one or more circuits and/or processors generate a pair of phase-quadrature signals having a frequency that tracks a frequency of said interference; said one or more circuits and/or processors comprise one or more adaptive filters; and said one or more adaptive filters utilize said pair of phase-quadrature signals for said generation of said one or more estimate signals.
 18. The system according to claim 11, wherein said one or more circuits and/or processors select one of a decision output of one of said one or more slicers and an error output of one of said one or more slicers for said generation said one or more estimate signals.
 19. The system according to claim 18, wherein said one or more circuits and/or processors are operable to select said one of said decision output and said error output based on a strength of said interference.
 20. The system according to claim 18, wherein: said one or more circuits and/or processors comprise an adaptive filter; said adaptive filter utilizes said selected one of said decision output; and said error output for generating one of said one or more estimate signals. 